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Frequency hopping is one of several spread spectrum
coununcatontechniques which offer some immunity to
Jamming as well as some rejection of multipath interference.
Synchronization of the frequency hopping transmitter and
receiver is necessary in an operating system. This research
concerns a method of synchronization whereby the receiver
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resynchronizes with the transmitter once each frequency
hopping-cycle. Thus, in most applications clock drift
becomes negligible and continuity of data recovery is
ensured. This report presents the principles and details
of circuit design and operation.
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ABSTRACT
Frequency hopping is one of several spread spectrum
communications techniques which offer some immunity to
jamming as well as some rejection of multipath interference.
Synchronization of the frequency hopping transmitter and
receiver is necessary in an operating system. This research
concerns a method of synchronization whereby the receiver
resynchronizes with the transmitter once each frequency hopping
cycle. Thus, in most applications clock drift becomes negli-
gible and continuity of data recovery is ensured. This
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I. INTRODUCTION
Spread spectrum communications systems have been growing
rapidly in popularity and practicality in recent years,
especially for military applications. To date, most military
schemes have been of the direct sequence type. Frequency
Hopping (FH) does not provide the direct sequence advantage
of covertness. FH does provide decreased susceptibility to
interference. Also, FH may be an attractive communications
technique where multipath reception occurs (urban areas).
,Most spread spectrum systems require the receiver to be
synchronized with the transmitter. This report presents the
results of research on a particular FH synchronization system.
Chapter II presents the principle of FH and describes the
synchronization technique considered in this work. Chapter
III contains a block diagram of the experimental system and




II. PRINCIPLES OF FREQUENCY HOPPING
The basic principle of frequency hopping is the genera-
tion of multiple carrier frequencies in a random fashion.
By expanding the frequency band of operation in this way,
the probability of being jammned can be decreased.
In a conventional frequency modulated (FM) transmitter
shown in Fig. 1, the data frequency modulates a carrier which
is then up converted (sometimes) and amplified. The super-
heterodyne receiver of Fig. 2 uses a local oscillator signal
r to translate the received carrier to an intermediate frequency
for filtering and amplification before data recovery (demodu-
lation). In the frequency hopping transmitter (Fig. 3), the
carrier frequency is caused to vary (hop) over a certain fre-
quency range and at a certain rate (hops per second) by using
a mixer and a frequency synthesizer which create the hopping
frequency. Before demodulating the incoming frequency hopping
signal, the frequency hopping receiver (Fig. 4) removes the
hop pattern by using a local oscillator which is hopping in
a manner like that of the received signal. This requires that
the receiver be synchronized with the transmitter.
In direct sequence spread spectrum systems a chip rate
much greater than the data rate is common and synchronization
at the chip rate is required for correlator type receivers
[1]. Since the hop rate approximates the data rate in FH
systems, synchronization is less critical. This research
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Figure 1. Block Diagram of a Conventional
Radio Transmitter
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Figure 4. Block Diagram of a FrequencyHopping Receiver
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considers a means of synchronizing the incoming signal once
each cycle of the hop pattern. Consequently, clock drift
becomes insignificant.
Fig. 5 is an example of a frequency hopping pattern.
The transmitted signal occupies a frequency cell of width
b hertz, which varies over a range of B hertz. The time
cell of duration t d seconds (dwell per hop) defines the hop
rate =- hops/sec. Typically, -L is also approximately the
td td
data rate (bits/sec). Data is transmitted in binary form
by offsetting the hop frequency as shown in Fig. 5. This
offset is provided by the frequency modulator in Fig. 3.
The hopping range (B) depends on equipment and frequency
availabilities. The bandwidth per hop (b) depends on the
carrier modulation during the dwell time (t d) A minimum
value of b is -Lhertz.t d
Frequency hopping can overcome interference from multi-
path effects. For example, let t R = propagation time of the
reflected signal and tD = propagation time of the direct
signal as shown in Fig. 6. Now, if t R -t D > t d' then the
receiver will have hopped (tuned) to a new frequency before
the reflection arrives. This tuning blocks the reflected
(multipath) signal.
FH can also decrease the likelihood of being jammed. Con-
sider the following argument where it is assumed there are
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t = dwell time per hop
hopping range in hertz ="0"
b = bandwidth per hop
PG = processing gain = B/b






t D - propagaxtion time of direct signal
t R = propagation time of reflected signal




Nh  = The number of channels available to thefrequency hopper
N = The number of channels jammed
J
nk = The number of hops per data bit
ne = The number of wrong hop decisions per data
bit necessary to cause an error
With these assumptions,
p = error probability for a single trial
- Nj/Nh
q = 1-p
The probability of error P(E) is
P(E) = Prob{ne hits in nK trialsi + Prob{ne +1 hits in nK trials}
+ ... + Prob{n K hits in nK trialsi
This is the same probability of ne heads in nK trials in a
coin toss experiment. Using the binomial expansion:
nK nK K n-KP(E) -- (nK) pK qK
Kne K
For example, let nK 3, ne = 2, N. = 1, Nh = 100 and p =10 - 3
Then,
15
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By increasing the number of hops per data bit from one to
three the probability of error was decreased by a factor
of 10- .
Interference from repeater jammers can be avoided also
by receiver tuning and appropriate selection of the dwell
time per hop (t d). As shown in Fig. 7, if t d <t u +t P+t.j-f
then interference from jammers is rejected by receiver tuning.
For variable geometry situations, a good solution is to use
the shortest possible dwell time per hop.
16





Figure 7. Diagram of Repeater Jammer Situation
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III. CIRCUIT DESIGN AND OPERATION
A. TRANSMITTER
The transmitter design is a conventional one which uses
a feedback shift register to generate random code words.
These code words are converted to random hopping frequencies
which are then used as shown in Fig. 8.
1. Feedback Shift Register (FSR)
The feedback shift register (FSR) of Fig. 9 gener-
ates a sequence of pseudo-random binary code wo~rds which de-
termine the frequency to be transmitted. The feedback shift
register's main component is a four bit parallel in parallel
out (PIPO) shift register which is preloaded with a binary
code word. When the first clock pulse arrives, that code
word is transferred to the frequency synthesizer. Additionally,
the outputs of stages 1 and 4 are applied to an exclusive or
(XOR) gate whose output is applied to stage 1. There are 2n
possible code words which can be generated using a FSR having
n stages. (The all zeroes state repeats and so must be
avoided.) In this work n = 4 and so 15 code words (frequency
hops) can be generated.
2. Frequency Synthesizer
The frequency synthesizer accepts the fifteen random
binary codes and converts them to fifteen frequencies. With
each clock pulse the synthesizer hops to a new frequency.
A hopping cycle consists of fifteen hops.
18
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Figure 9. Feedback Shift Register Block Diagram
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The frequency synthesizer (Fig. 10) consists of
a digital/analog (D/A) converter, an opamp and a voltage
controlled oscillator (VCO). The D/A converts each binary
code into an analog voltage. The opamp ensures the input
to the VCO is in the required voltage range. The VCO con-
verts each DC voltage into a corresponding frequency. This
hopping frequency when mixed with a fixed subcarrier frequency
creates a random carrier frequency.
Fig. 11 is a time lapse photograph showing the first
four hops of the hopping cycle. Details of the frequency
synthesizer circuitry are in Appendix A.
B. RECEIVER
In this work, the frequency synthesizer output is routed
directly to the receiver. The receiver design chosen and
shown in Fig. 12 is a standard superheterodyne receiver whose
local oscillator (LO) frequency hops synchronously with the
transmitter's local oscillator frequency (Fig. 3).
The RF amplifier and wideband IF amplifier of Fig. 4
filter and convert the incoming signal to an appropriate
frequency band which is then mixed with the hopping local
oscillator frequency. In this experiment, the transmitter's
frequency synthesizer output is assumed to be the same as the






Figure 10. Frequency Synthesizer Block Diagram
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Figure 11. Time Lapse Photograph of First
Four Hops of FH Cycle
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Figure 12. Frequency Hopping Receiver Block
Diagram
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1. Narrow Bandpass Filter
The narrow bandpass filter of Fig. 12 is a key ele-
ment of the synchronization system. The filter is tuned to
pass one of the frequencies in the set of 15 in the frequency
hop pattern. In this manner the narrow bandpass filter out-
put initiates the synchronizing process at the same point in
each frequency hop cycle. This single detected frequency is
converted to the DC voltage levels required to load, enable
and clock the receiver's feedback shift register in synchronism
with its counterpart in the transmitter.
Fig. 13 shows the filter's relative output at each
hop. The largest signal is the single detected frequency
and repeats every fifteen hops.
The narrow bandpass filter, the FLT U-2, is an active
IC filter which provides a wide frequency range, a variable
center frequency and a variable Q. Details of the circuitry
are in Appendix B.
2. Phase Locked Loop
The phase locked loop detects, captures, and tracks
the frequency hop selected by the narrow bandpass filter.
The phase locked loop essentially generates a particular
"DC" voltage level at a specific point in each frequency hop
cycle.
The NE/SE 565 is a self contained IC phase locked
loop which adapts to a variety of center frequencies. Details











A threshold circuit is used to detect the large voltage
level of the phase locked loop output. The output of the
threshold detector is used to load, enable and clock the
receiver's feedback shift register. A network (Fig. 14) of
voltage comparators, AND gates and inverters is employed to
provide a successive pair of two simultaneous but inverse
inputs required by the feedback shift register. When the
prechosen frequency hop passes through the bandpass filter,
the phase locked loop generates a large voltage level and the
threshold detector sets input "A" to "1" and input "B" to
"0". When the next hop arrives input "A" shifts to "0" and
input "B" shifts to "1".
4. Feedback Shift Register (FSR)
Once every fifteen frequency hops, the threshold
detector output "loads" t.'.e receiver FSR to an appropriate
state. The FSR is then clocked through the hop cycle. The
receiver FSR connections are the same as those of the trans-
mitter FSR shown in Fig. 9. This procedure provides for
resynchronizing the receiver every fifteen hops (L hops in
general).
To avoid loss of data during the one hop loading
process, a voltage comparator/OR gate is placed in parallel
with the threshold detector. The comparator/OR gate output
is applied directly to the frequency synthesizer's VCO, con-






to generate the known frequency, thus provides continuity
of data recovery.
5. Frequency Synthesizer
The frequency synthesizer consists of a digital/
analog (D/A) converter, an opamp and a voltage controlled
oscillator (VCO). The D/A converts the coded inputs from
the feedback shift register into an analog voltage. The
opamp amplifies the D/A output to the VCO's required voltage
range. The VCO then converts the DC voltage to a triangle
wave (not a sine wave because of the VCO design). In this
manner, the frequency of the VCO output is made to correspond
with that of the transmitter output. Figure 15 shows the
first four hops of the receiver's frequency synthesizer
(top) compared to the transmitter's (bottom).
Details of the receiver's frequency syntehsizer de-
sign are the same as those of the transmitter's found in
Appendix A.
The output of the frequency hopping local oscillator
is mixed with the frequency hopping incoming signal. When
these two hopping cycles are synchronized, the mixer output
is a constant frequency during a data bit. This frequency
is offset (shifted or keyed) to represent the other binary
data bit. Any one of various types of frequency demodulators
can be used to recover the digital data from the frequency










The circuitry operated as expected after some adjustments.
The receiver synchronizing system will acquire and regenerate
the received frequency hopping cycle.
The system does not require sensitive or precise circuitry.
Its simplicity is an attractive feature when considering
practical systems.
The narrow bandpass filter is a key circuit in the system
design. Consequently, in the design of a practical system,
the characteristics of this filter should be considered when
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The frequency synthesizer circuit is shown in Fig. A-1.
It was necessary to amplify the output of the D/A converter
to meet the input voltage requirements of the VCO which
were: .75V+ <VIN < V+ i.e., 7.5 volts < VIN < 10. By
using the opamp configuration shown (VIN)MAX = 8.9 volts
and (VIN)MIN = 8.45 volts.
The external resistor and capacitor of the NE/SE 566
determined its free running frequency (f0 ) as follows:
f = 2[V + - VIN]
0 R1 C1 V+
R - 3.6 K
Cl .lif
fo -8.6 kHz
A list of code words with corresponding analog voltages
and output frequencies is shown in Table A.I. The receiver
code word 1010 is repeated as a result of the one hop loading
process. However since the correct voltage is suppfied by
the voltage comparator/OR gate, the correct frequency z 10.05
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Table A. 1
List of Code Words with Corresponding Frequencies
FSM D/AoM (Volts) VWOOI (kHZ) FS%3 D/AIyT (Volts) VM0(. (kHz)
0001 8.41 11.12 0001 8.45 10.80
1000 8.72 9.37 1000 8.69 9.10
1100 8.86 8.28 1100 8.82 8.21
1110 8.93 7.75 110 8.88 7.81
1111 8.97 7.48 1111 8.90 7.66
0111 8.69 9.51 0111 8.64 9.50
1011 8.82 8.57 1011 8.77 8.57
0101 8.62 10.04 1010 8.75 10.05
1010 8.78 8.84 1010 8.85 8.69
1101 8.90 8.00 1101 8.62 8.02
M110 8.66 9.77 0110 8.72 9.63
0011 8.54 10.59 0011 8.50 10.39
1001 8.75 9.03 1001 8.71 8.96
0100 8.58 10.31 0100 8.55 10.23




The FLT-U2 is a second-order state variable filter which
uses three operational amplifiers. Its bandpass transfer
function is:
H(S) = k S
S2 + 20S+
The necessary resistor values shown in Fig. B-i are determined
as follows:
f 9.9 K2 ± 5%
0
Q - 719 ± 5%
R = open
R2  = 100 K
100 K 4QR3 3.48 =
R4 R5  5.03x107 4.99 KO
- -10 V
v+
V - +i0 V
Due to the high value of Q it was necessary to isolate
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R~~~~  ~ 4.49K 5..9!
characteristics as input and output impedances changed.








9 kHz 9.5 kHz 10 kHz 10.5 kHz 11 kHz




The phase locked loop circuit is shown in Fig. C-1.
The free running frequency (f0 ), capture frequency (f ) and
lock frequency (fi) calculations were made as follows:




0 4R 1 C1
R 1C = 3.3 x10-5
Let C i18 = .01 Pf
R = 3.3 kO
-8f
f _ = +.4 fo t 3600 Hz
f 2f 1/2fc T
T 3.6 x 10 C2 (given)
C 2 .015 pf
fc = ±40.8 kHz
39
+1Ov
RI1=3.3K. 00 u C 2=i0ip
INU'4jU 6 OUTPUT
-C -- Oluf -lOv
Figure C-i. Block Diagram of Phase Locked Loop
40
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